- 1 PREPARED FOR SUBMISSION TO JINST
- <sup>2</sup> TOPICAL WORKSHOP ON ELECTRONICS FOR PARTICLE PHYSICS 2024
- 3 30 September 4 October 2024
- 4 GLASGOW, SCOTLAND

# Back-end DAQ system prototype testing and

## <sup>6</sup> integration on a full detector test system for the

- 7 CMS HGCAL detector
- <sup>8</sup> M. Rosado,<sup>*a,b*,1</sup> A. Şarkışla,<sup>*a,c*</sup> S. Mallios,<sup>*d*</sup> B. Akgün,<sup>*c*</sup> A. David,<sup>*a*</sup> N. Roma,<sup>*b*</sup> P.
- <sup>9</sup> Tomás,<sup>*b*</sup> and P. Vichoudis<sup>*a*</sup> on behalf of the CMS collaboration
- 10 <sup>a</sup>CERN, Geneva, Switzerland
- <sup>11</sup> <sup>b</sup>INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Lisboa, Portugal
- <sup>12</sup> <sup>c</sup>Boğaziçi University, Istambul, Türkiye
- <sup>13</sup> <sup>d</sup>Imperial College London, London, England
- 14 *E-mail:* martim.rosado@cern.ch

## 15 ABSTRACT: The CMS Collaboration will replace its current endcap calorimeters with the new high

<sup>16</sup> granularity calorimeter (HGCAL) for operations at the HL-LHC. The HGCAL back-end DAQ

- 17 system comprises 96 FPGA-based ATCA boards, each processing data from 108 input optical
- 18 fibres operating at 10 Gb/s. This paper describes in detail the architecture and prototyping of the
- <sup>19</sup> elementary unit in the back-end DAQ system of the HGCAL. We then describe its integration and
- <sup>20</sup> performance in a full detector test system. The resulting system provides an average data acquisition
- <sup>21</sup> throughput at the detector's nominal rate of 750 k events per second.
- 22 KEYWORDS: Data acquisition circuits, Digital electronic circuits, VLSI circuits

<sup>&</sup>lt;sup>1</sup>Corresponding author.

## 23 Contents

24	1	Introduction	1
25	2	The HGCAL back-end DAQ system	1
26	3	Capture Block Architecture	2
27	4	Performance Evaluation	4
28	5	Conclusions	5

## 29 1 Introduction

The Phase 2 upgrade of the Large Hadron Collider (LHC) motivates the replacement of the Compact 30 Muon Solenoid (CMS) detector [1] endcap calorimeters with the new High-Granularity Calorimeter 31 (HGCAL) [2]. The HGCAL back-end Data Acquisition (DAO) system [3] is responsible for 32 aggregating front-end data, transmitted via O(9000) optical fibres operating at 10 Gb/s, at a mean 33 collision (event) acquisition rate of 750 kHz. After undergoing an event-building process in the 34 back-end DAQ system, the data are transmitted to the central CMS DAQ system through O(1100)35 optical fibres working at 24 Gb/s. 36 This work describes in detail the architecture of the elementary DAQ unit of the system, the 37 Capture Block, able to perform the required event-building procedure in the HGCAL data while 38 coping with the several configuration scenarios demanded by the heterogeneity of the HGCAL 39 front-end electronics. Furthermore, its testing and validation are also discussed, based on the 40 integration of Capture Blocks in a minimum dimension full detector test system, deployed in 41 beamtest experiments at the European Organization for Nuclear Research (CERN)'s North Area, 42 able to acquire data through the complete HGCAL data chain. 43

The paper is organised as follows: section 2 describes the specifications of the HGCAL backend DAQ system, section 3 presents the proposed architecture of the Capture Block and describes the event building procedures applied to the received data, section 4 evaluates the Capture Block performance through experimental results, and the conclusions can be found in section 5.

## **48 2 The HGCAL back-end DAQ system**

<sup>49</sup> The HGCAL back-end DAQ system will be implemented by integrating 96 Serenity boards [4].
<sup>50</sup> Each of these boards host a VU13P Xilinx Field Programmable Gate Array (FPGA), with an
<sup>51</sup> identical gateware design. This system is responsible for performing three main tasks:

Distribute the clock and fast command signals to the front-end electronics, which control the
 data acquisition process,

Distribute slow commands to the front-end electronics, which configure and monitor the
 Application Specific Integrated Circuits (ASICs) in the front-end, and

3. Process the collision data received from the front-end electronics and transmit the resulting
 data to the central CMS DAQ system, the main focus of this paper.

The front-end data are transmitted to the back-end system through  $O(30\,000)$  data E-link Concentrator ASIC - DAQ (ECON-D) through O(9000) input optical fibres working at 10 Gb/s. Each input fibre conveys data from a varying number of ECON-Ds [5] depending on the region of the front-end electronics serviced by that fibre. In particular, each fibre pair contains data from up to 12 ECON-Ds that are transmitted via the 14 e-links [6] of 2 low-power Giga-Bit Transceivers (lpGBTs) [7] ASICs.

After processing, the DTH boards [8] of the central CMS DAQ system are interfaced via O(1100) output optical fibres working at 24 Gb/s using the SLink protocol [9]. Each Serenity board in the HGCAL back-end DAQ will interface 108 input fibres transmitting data from the front-end electronics and 12 output fibres transmitting data to the central CMS DAO system.

To use the same gateware design across the 96 Serenity boards, the processing circuitry handling each pair of fibres must be able to cope with all front-end electronic configuration possibilities. Hence, the corresponding circuit (Capture Block) was designed to process data from up to 12

71 ECON-Ds spread across 14 e-links in a configurable manner. As fibres are processed in pairs, each

<sup>72</sup> Serenity is envisaged to host 54 of these units, being able to process data from up to 648 ECON-Ds.

## 73 **3** Capture Block Architecture

The Capture Block is the elementary DAQ unit of the HGCAL back-end. It was designed to aggregate the data of the same event from all ECON-Ds that are contained in a fibre pair. This process is referred to as event building and is achieved through two major steps: packet detection

<sup>77</sup> and packed matching.

To guarantee that the Capture Block can cope with all front-end configuration possibilities, which specify the distribution of the data of up to 12 ECON-Ds across 14 e-links in each fibre pair, this circuit was designed to be configurable while minimising resource usage. Figure 1 details the Capture Block architecture and its interfaces with input and output data ports.



**Figure 1**: Detailed Capture Block architecture. Capture Block components are highlighted in orange and other datapath elements are represented in blue. The connections to the software and fast commands are depicted in grey.

Each fibre pair transmits up to 14 e-links to the back-end FPGAs, synchronously with the LHC 40 MHz clock signal. Before being transmitted to the Capture Block, a serialiser groups e-links in pairs and serialises the data into a 64-bit data stream transmitted at the operating frequency of the Capture Block (320 MHz) but also synchronous with the LHC clock.

After the data are transmitted to the Capture Block, each e-link word is assigned an ID corresponding to an ECON-D. This identification is written in configuration registers accessible to software via the IPBus protocol [10]. Afterwards, the tagged data stream is conveyed to 12 word assemblers, which filter and align the respective data words to only include words from their respective ECON-D. This process creates 12 data streams containing only words from a single ECON-D and ready to undergo the packet detection step of the event building process.

Each of such streams is parsed by a packet assembler locating ECON-D packet headers while 92 filtering idles and spurious events. This process is performed by detecting the ECON-D header 93 marker following an idle word in the data stream. To prevent the detection of spurious packets, an 94 additional CRC check is performed in the detected header word to guarantee the detected packet 95 corresponds to valid data. This check involves the 8-bit CRC field embedded in the ECON-D 96 header. If the CRC code calculated in the packet assembler matches the one in the detected header 97 word, the rest of the packet is regarded as valid. Hence, it is read from the data stream, and stored in 98 the main buffer memory, shared by all packet assemblers. As the ECON-D words are transmitted 99 via 32-bit e-links to the back-end electronics, the packet assembler also inserts a padding word 100 whenever necessary to align the data to 64-bit for further processing. 101

The main buffer memory is implemented using the dense Ultra RAM (URAM) cells and it is shared by all packet assemblers. This allows to optimise the memory resources as configuration registers (accessible to software via the IPBus protocol) allowing to control the memory allocation for all packet assemblers, thus adjusting the memory size by taking into account the expected data rate of each ECON-D and allowing to not allocate any memory for unused packet assemblers when the number of processed ECON-Ds is less than 12.

The Capture Block also receives the Level-1 Accept (L1A) fast command signal transmitted to the front-end electronics that triggers the acquisition of an event. Dedicated counters corresponding to LHC orbit, Bunch Crossing (BX), and event identification number are kept locally and allow the Capture Block to stay synchronous with the other components, by generating a timestamp identifying the relative time of the event to acquire. Upon the reception of an L1A, the corresponding L1A counter values are stored in a FIFO, later read by the event builder.

The final step of the event building, packet matching, can be started when the event builder, 114 implemented in a state machine detects both data in the main buffer and an available L1A timestamp. 115 This state machine concatenates the data from all the ECON-Ds corresponding to the same event 116 into a packet, to be transmitted out of the back-end FPGA. For each ECON-D, the local L1A 117 counters are compared with their counterpart, embedded in the ECON-D header. This verification 118 allows the event builder to guarantee that the data stored in the main buffer corresponds to the L1A 119 timestamp being processed. When it is not the case it generates the appropriate metadata. If the 120 tested timestamps are correct, the event is extracted from the main buffer and stored in the event 121 buffer FIFO and the process is repeated for all ECON-Ds. A Capture Block header is also generated 122 containing metadata regarding the event, namely, the L1A timestamp of the Capture Block, and 123 error information for each ECON-D, if any: timestamp mismatch, timeout, or main buffer overflow 124

flags. This allows the offline software to parse and process the data, after its transmission to the central CMS DAQ system.

The Event buffer FIFO is the output interface of the Capture Block, exposing the processed data to the output channels. Another FIFO, the size buffer FIFO, contains an entry corresponding to the length of each packet in the event buffer FIFO. These data are transmitted to a readout controller, able to merge data from several Capture Blocks and convert them into an SLink stream, which is transmitted out via a 24 Gb/s optical fibre.

## 132 4 Performance Evaluation

To evaluate the conceived architecture, two Capture Blocks were integrated into a prototyping system that was used at two beamtests performed during the summer of 2024 at CERN's north area. This prototyping system comprises a full HGCAL data chain, extending previous work described in [11], connecting the sensors in the front-end electronics to a DTH prototype board [8] connected to the Serenity in the back-end electronics. The used Serenity Z prototype hosted a VU7P Xilinx FPGA, whose gateware implementation is depicted in Figure 2a, with the highlighted Capture Blocks in orange.



**Figure 2**: Implementation and performance evaluation of the designed Capture Block: (a) Vivado toolchain implementation in a VU7P device of the prototyping system used in beamtests at CERN's north area with two Capture Blocks highlighted in orange. (b) Results regarding size and relative timing of 109 M events acquired with the system.

The front-end electronics prototype comprised 6 silicon sensor modules divided into two layers and read out by 6 ECON-Ds. Each layer is connected to the Serenity board via an optical fibre and then connected to a Capture Block. Each Capture Block was configured to receive data from its
respective layer's 3 ECON-Ds.

To test the data acquisition at the nominal L1A rate of 750 kHz, the system was stimulated with random L1A triggers at different frequencies, ranging (on average) from 100 kHz to 970 kHz, in different runs. Figure 2b shows the relation of size and number of BXs since the last event (instantaneous frequency) for 109 M events comprising two such runs at an average rate of 220 kHz and 970 kHz. The large range of observed packet sizes is correlated with the truncation of the ECON-D packets in the front-end, due to the high L1A rates and with the presence of a beam in the data acquisition tests.

As the rate increases, the internal buffers of the ECON-Ds progressively fill up, as each packet 151 cannot be transmitted to the back-end in the time interval between L1As. Once the buffers are 152 full, that ASIC sends truncated packets to the back-end. This generates the observed plateaus in 153 Figure 2b. For each plateau, the variation of packet sizes is explained due to the beam presence 154 in the experiment. As the beam is asynchronous to the generated L1A signals, the acquired data 155 correspond to events with and without the presence of beam. This affects the packet size as the 156 energy detected in the silicon sensors influences the number of channels transmitted to the back-end, 157 and consequently the packet size. 158

The obtained data underwent offline testing to ensure the correct synchronisation of both 159 Capture Blocks. The performed checks were successful with no error being encountered in the 160 Capture Blocks orbit, BX, or event counters for all the data. These timestamps were also compared 161 with their counterpart embedded in the SLink header word [9] also yielding no errors. Furthermore, 162 the size of the packets was also verified to ensure no missing or extra word anomalies happened in 163 the data. These tests were also successful. Hence, the correct functionality of the Capture Block was 164 demonstrated at average frequencies higher than 750 kHz, the target nominal rate of the HGCAL, 165 with several event sizes and instantaneous frequencies. 166

## 167 **5** Conclusions

This work described the architecture of the elementary DAQ unit of the HGCAL back-end DAQ system and discussed its implementation on a prototyping system used in beamtests at CERN. The obtained results allowed us to successfully demonstrate the correct functionality of the Capture Block at the target data acquisition rate of 750 kHz without errors. Future work comprises scaling the beamtest prototyping system up to the final size of 54 Capture Blocks per VU13P FPGA. The main focus of this effort will comprise the load-balanced data transmission across the FPGA to avoid overloading the output data channels.

### 175 Acknowledgments

<sup>176</sup> Supported by Fundação para a Ciência e a Tecnologia (Portugal) under project UIDB/50021/2020

and grant PT/BD/154723/2022, and as part of a doctoral studentship at CERN.

#### **References**

- [1] The CMS Collaboration. The CMS experiment at the CERN LHC. *Journal of Instrumentation*,
   3(08):S08004, aug 2008.
- [2] The CMS Collaboration. The Phase-2 Upgrade of the CMS Endcap Calorimeter. Technical report,
   CERN, Geneva, 2017.
- [3] S. Mallios, P. Dauncey, A. David, P. Vichoudis, and on behalf of the CMS collaboration. Firmware
   architecture of the back end DAQ system for the CMS high granularity endcap calorimeter detector.
   *Journal of Instrumentation*, 17(04):C04007, apr 2022.
- [4] Andrew Rose. Serenity An ATCA prototyping platform for CMS Phase-2. Technical report, CERN,
   Geneva, 2019.
- [5] Davide Braga et al. on behalf of the CMS collaboration. First test results of the HGCAL concentrator
   ASICs: ECON-T and ECON-D. *Journal of Instrumentation*, 19(03):C03050, mar 2024.
- [6] S Bonacini, K Kloukinas, and P Moreira. E-link: A Radiation-Hard Low-Power Electrical Link for
   Chip-to-Chip Communication. 2009.
- 192 [7] P. Moreira et al. *lpGBT documentation: release*. 2024.
- [8] J-O. Andre et al. Design and development of the DAQ and Timing Hub for CMS Phase-2. Technical
   report, CERN, Geneva, 2019.
- [9] H.C. van der Bij, R.A. McLaren, O. Boyle, and G. Rubin. S-LINK, a data link interface specification
   for the LHC era. *IEEE Transactions on Nuclear Science*, 44(3):398–402, 1997.
- [10] C. Ghabrous Larrea, K. Harder, D. Newbold, D. Sankey, A. Rose, A. Thea, and T. Williams. IPbus: a
   flexible Ethernet-based control system for xTCA hardware. *Journal of Instrumentation*,
   10(02):C02019, feb 2015.
- [11] M. Vojinović and on behalf of the CMS collaboration. CMS HGCAL electronics vertical integration
   system tests. *Journal of Instrumentation*, 19(02):C02022, feb 2024.