

1 PREPARED FOR SUBMISSION TO JINST  
2 TOPICAL WORKSHOP ON ELECTRONICS FOR PARTICLE PHYSICS 2024  
3 30 SEPTEMBER - 4 OCTOBER 2024  
4 GLASGOW, SCOTLAND

## 5 **Back-end DAQ system prototype testing and** 6 **integration on a full detector test system for the** 7 **CMS HGICAL detector**

---

8 **M. Rosado,<sup>a,b,1</sup> A. Şarkışla,<sup>a,c</sup> S. Mallios,<sup>d</sup> B. Akgün,<sup>c</sup> A. David,<sup>a</sup> N. Roma,<sup>b</sup> P.**  
9 **Tomás,<sup>b</sup> and P. Vichoudis<sup>a</sup> on behalf of the CMS collaboration**

10 <sup>a</sup>*CERN, Geneva, Switzerland*

11 <sup>b</sup>*INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Lisboa, Portugal*

12 <sup>c</sup>*Boğaziçi University, Istanbul, Türkiye*

13 <sup>d</sup>*Imperial College London, London, England*

14 *E-mail: [martim.rosado@cern.ch](mailto:martim.rosado@cern.ch)*

15 **ABSTRACT:** The CMS Collaboration will replace its current endcap calorimeters with the new high  
16 granularity calorimeter (HGICAL) for operations at the HL-LHC. The HGICAL back-end DAQ  
17 system comprises 96 FPGA-based ATCA boards, each processing data from 108 input optical  
18 fibres operating at 10 Gb/s. This paper describes in detail the architecture and prototyping of the  
19 elementary unit in the back-end DAQ system of the HGICAL. We then describe its integration and  
20 performance in a full detector test system. The resulting system provides an average data acquisition  
21 throughput at the detector's nominal rate of 750 k events per second.

22 **KEYWORDS:** Data acquisition circuits, Digital electronic circuits, VLSI circuits

---

<sup>1</sup>Corresponding author.

---

23 **Contents**

24	<b>1 Introduction</b>	<b>1</b>
25	<b>2 The HGCALE back-end DAQ system</b>	<b>1</b>
26	<b>3 Capture Block Architecture</b>	<b>2</b>
27	<b>4 Performance Evaluation</b>	<b>4</b>
28	<b>5 Conclusions</b>	<b>5</b>

---

29 **1 Introduction**

30 The Phase 2 upgrade of the Large Hadron Collider (LHC) motivates the replacement of the Compact  
31 Muon Solenoid (CMS) detector [1] endcap calorimeters with the new High-Granularity Calorimeter  
32 (HGCALE) [2]. The HGCALE back-end Data Acquisition (DAQ) system [3] is responsible for  
33 aggregating front-end data, transmitted via  $O(9000)$  optical fibres operating at 10 Gb/s, at a mean  
34 collision (event) acquisition rate of 750 kHz. After undergoing an event-building process in the  
35 back-end DAQ system, the data are transmitted to the central CMS DAQ system through  $O(1100)$   
36 optical fibres working at 24 Gb/s.

37 This work describes in detail the architecture of the elementary DAQ unit of the system, the  
38 Capture Block, able to perform the required event-building procedure in the HGCALE data while  
39 coping with the several configuration scenarios demanded by the heterogeneity of the HGCALE  
40 front-end electronics. Furthermore, its testing and validation are also discussed, based on the  
41 integration of Capture Blocks in a minimum dimension full detector test system, deployed in  
42 beamtest experiments at the European Organization for Nuclear Research (CERN)'s North Area,  
43 able to acquire data through the complete HGCALE data chain.

44 The paper is organised as follows: section 2 describes the specifications of the HGCALE back-  
45 end DAQ system, section 3 presents the proposed architecture of the Capture Block and describes  
46 the event building procedures applied to the received data, section 4 evaluates the Capture Block  
47 performance through experimental results, and the conclusions can be found in section 5.

48 **2 The HGCALE back-end DAQ system**

49 The HGCALE back-end DAQ system will be implemented by integrating 96 Serenity boards [4].  
50 Each of these boards host a VU13P Xilinx Field Programmable Gate Array (FPGA), with an  
51 identical gateway design. This system is responsible for performing three main tasks:

- 52 1. Distribute the clock and fast command signals to the front-end electronics, which control the  
53 data acquisition process,

- 54 2. Distribute slow commands to the front-end electronics, which configure and monitor the  
 55 Application Specific Integrated Circuits (ASICs) in the front-end, and
- 56 3. Process the collision data received from the front-end electronics and transmit the resulting  
 57 data to the central CMS DAQ system, the main focus of this paper.

58 The front-end data are transmitted to the back-end system through  $O(30\,000)$  data E-link  
 59 Concentrator ASIC - DAQ (ECON-D) through  $O(9000)$  input optical fibres working at 10 Gb/s.  
 60 Each input fibre conveys data from a varying number of ECON-Ds [5] depending on the region  
 61 of the front-end electronics serviced by that fibre. In particular, each fibre pair contains data  
 62 from up to 12 ECON-Ds that are transmitted via the 14 e-links [6] of 2 low-power Giga-Bit  
 63 Transceivers (lpGBTs) [7] ASICs.


64 After processing, the DTH boards [8] of the central CMS DAQ system are interfaced via  
 65  $O(1100)$  output optical fibres working at 24 Gb/s using the SLink protocol [9]. Each Serenity  
 66 board in the HGAL back-end DAQ will interface 108 input fibres transmitting data from the  
 67 front-end electronics and 12 output fibres transmitting data to the central CMS DAQ system.

68 To use the same gateway design across the 96 Serenity boards, the processing circuitry handling  
 69 each pair of fibres must be able to cope with all front-end electronic configuration possibilities.  
 70 Hence, the corresponding circuit (Capture Block) was designed to process data from up to 12  
 71 ECON-Ds spread across 14 e-links in a configurable manner. As fibres are processed in pairs, each  
 72 Serenity is envisaged to host 54 of these units, being able to process data from up to 648 ECON-Ds.

### 73 3 Capture Block Architecture

74 The Capture Block is the elementary DAQ unit of the HGAL back-end. It was designed to  
 75 aggregate the data of the same event from all ECON-Ds that are contained in a fibre pair. This  
 76 process is referred to as event building and is achieved through two major steps: packet detection  
 77 and packed matching.

78 To guarantee that the Capture Block can cope with all front-end configuration possibilities,  
 79 which specify the distribution of the data of up to 12 ECON-Ds across 14 e-links in each fibre pair,  
 80 this circuit was designed to be configurable while minimising resource usage. Figure 1 details the  
 81 Capture Block architecture and its interfaces with input and output data ports.



**Figure 1:** Detailed Capture Block architecture. Capture Block components are highlighted in orange and other datapath elements are represented in blue. The connections to the software and fast commands are depicted in grey.

82 Each fibre pair transmits up to 14 e-links to the back-end FPGAs, synchronously with the LHC  
83 40 MHz clock signal. Before being transmitted to the Capture Block, a serialiser groups e-links in  
84 pairs and serialises the data into a 64-bit data stream transmitted at the operating frequency of the  
85 Capture Block (320 MHz) but also synchronous with the LHC clock.

86 After the data are transmitted to the Capture Block, each e-link word is assigned an ID  
87 corresponding to an ECON-D. This identification is written in configuration registers accessible  
88 to software via the IPBus protocol [10]. Afterwards, the tagged data stream is conveyed to 12  
89 word assemblers, which filter and align the respective data words to only include words from their  
90 respective ECON-D. This process creates 12 data streams containing only words from a single  
91 ECON-D and ready to undergo the packet detection step of the event building process.

92 Each of such streams is parsed by a packet assembler locating ECON-D packet headers while  
93 filtering idles and spurious events. This process is performed by detecting the ECON-D header  
94 marker following an idle word in the data stream. To prevent the detection of spurious packets, an  
95 additional CRC check is performed in the detected header word to guarantee the detected packet  
96 corresponds to valid data. This check involves the 8-bit CRC field embedded in the ECON-D  
97 header. If the CRC code calculated in the packet assembler matches the one in the detected header  
98 word, the rest of the packet is regarded as valid. Hence, it is read from the data stream, and stored in  
99 the main buffer memory, shared by all packet assemblers. As the ECON-D words are transmitted  
100 via 32-bit e-links to the back-end electronics, the packet assembler also inserts a padding word  
101 whenever necessary to align the data to 64-bit for further processing.

102 The main buffer memory is implemented using the dense Ultra RAM (URAM) cells and it is  
103 shared by all packet assemblers. This allows to optimise the memory resources as configuration  
104 registers (accessible to software via the IPBus protocol) allowing to control the memory allocation  
105 for all packet assemblers, thus adjusting the memory size by taking into account the expected data  
106 rate of each ECON-D and allowing to not allocate any memory for unused packet assemblers when  
107 the number of processed ECON-Ds is less than 12.

108 The Capture Block also receives the Level-1 Accept (L1A) fast command signal transmitted to  
109 the front-end electronics that triggers the acquisition of an event. Dedicated counters corresponding  
110 to LHC orbit, Bunch Crossing (BX), and event identification number are kept locally and allow the  
111 Capture Block to stay synchronous with the other components, by generating a timestamp identifying  
112 the relative time of the event to acquire. Upon the reception of an L1A, the corresponding L1A  
113 counter values are stored in a FIFO, later read by the event builder.


114 The final step of the event building, packet matching, can be started when the event builder,  
115 implemented in a state machine detects both data in the main buffer and an available L1A timestamp.  
116 This state machine concatenates the data from all the ECON-Ds corresponding to the same event  
117 into a packet, to be transmitted out of the back-end FPGA. For each ECON-D, the local L1A  
118 counters are compared with their counterpart, embedded in the ECON-D header. This verification  
119 allows the event builder to guarantee that the data stored in the main buffer corresponds to the L1A  
120 timestamp being processed. When it is not the case it generates the appropriate metadata. If the  
121 tested timestamps are correct, the event is extracted from the main buffer and stored in the event  
122 buffer FIFO and the process is repeated for all ECON-Ds. A Capture Block header is also generated  
123 containing metadata regarding the event, namely, the L1A timestamp of the Capture Block, and  
124 error information for each ECON-D, if any: timestamp mismatch, timeout, or main buffer overflow

125 flags. This allows the offline software to parse and process the data, after its transmission to the  
 126 central CMS DAQ system.

127 The Event buffer FIFO is the output interface of the Capture Block, exposing the processed  
 128 data to the output channels. Another FIFO, the size buffer FIFO, contains an entry corresponding to  
 129 the length of each packet in the event buffer FIFO. These data are transmitted to a readout controller,  
 130 able to merge data from several Capture Blocks and convert them into an SLink stream, which is  
 131 transmitted out via a 24 Gb/s optical fibre.

## 132 4 Performance Evaluation

133 To evaluate the conceived architecture, two Capture Blocks were integrated into a prototyping  
 134 system that was used at two beamtests performed during the summer of 2024 at CERN's north area.  
 135 This prototyping system comprises a full HGCal data chain, extending previous work described  
 136 in [11], connecting the sensors in the front-end electronics to a DTH prototype board [8] connected  
 137 to the Serenity in the back-end electronics. The used Serenity Z prototype hosted a VU7P Xilinx  
 138 FPGA, whose gateway implementation is depicted in Figure 2a, with the highlighted Capture  
 139 Blocks in orange.



**Figure 2:** Implementation and performance evaluation of the designed Capture Block: (a) Vivado toolchain implementation in a VU7P device of the prototyping system used in beamtests at CERN's north area with two Capture Blocks highlighted in orange. (b) Results regarding size and relative timing of 109 M events acquired with the system.

140 The front-end electronics prototype comprised 6 silicon sensor modules divided into two layers  
 141 and read out by 6 ECON-Ds. Each layer is connected to the Serenity board via an optical fibre and

142 then connected to a Capture Block. Each Capture Block was configured to receive data from its  
143 respective layer's 3 ECON-Ds.

144 To test the data acquisition at the nominal L1A rate of 750 kHz, the system was stimulated  
145 with random L1A triggers at different frequencies, ranging (on average) from 100 kHz to 970 kHz,  
146 in different runs. Figure 2b shows the relation of size and number of BXs since the last event  
147 (instantaneous frequency) for 109 M events comprising two such runs at an average rate of 220 kHz  
148 and 970 kHz. The large range of observed packet sizes is correlated with the truncation of the  
149 ECON-D packets in the front-end, due to the high L1A rates and with the presence of a beam in the  
150 data acquisition tests.

151 As the rate increases, the internal buffers of the ECON-Ds progressively fill up, as each packet  
152 cannot be transmitted to the back-end in the time interval between L1As. Once the buffers are  
153 full, that ASIC sends truncated packets to the back-end. This generates the observed plateaus in  
154 Figure 2b. For each plateau, the variation of packet sizes is explained due to the beam presence  
155 in the experiment. As the beam is asynchronous to the generated L1A signals, the acquired data  
156 correspond to events with and without the presence of beam. This affects the packet size as the  
157 energy detected in the silicon sensors influences the number of channels transmitted to the back-end,  
158 and consequently the packet size.

159 The obtained data underwent offline testing to ensure the correct synchronisation of both  
160 Capture Blocks. The performed checks were successful with no error being encountered in the  
161 Capture Blocks orbit, BX, or event counters for all the data. These timestamps were also compared  
162 with their counterpart embedded in the SLink header word [9] also yielding no errors. Furthermore,  
163 the size of the packets was also verified to ensure no missing or extra word anomalies happened in  
164 the data. These tests were also successful. Hence, the correct functionality of the Capture Block was  
165 demonstrated at average frequencies higher than 750 kHz, the target nominal rate of the HGAL,  
166 with several event sizes and instantaneous frequencies.

## 167 **5 Conclusions**

168 This work described the architecture of the elementary DAQ unit of the HGAL back-end DAQ  
169 system and discussed its implementation on a prototyping system used in beamtests at CERN. The  
170 obtained results allowed us to successfully demonstrate the correct functionality of the Capture  
171 Block at the target data acquisition rate of 750 kHz without errors. Future work comprises scaling  
172 the beamtest prototyping system up to the final size of 54 Capture Blocks per VU13P FPGA. The  
173 main focus of this effort will comprise the load-balanced data transmission across the FPGA to  
174 avoid overloading the output data channels.

## 175 **Acknowledgments**

176 Supported by Fundação para a Ciência e a Tecnologia (Portugal) under project UIDB/50021/2020  
177 and grant PT/BD/154723/2022, and as part of a doctoral studentship at CERN.

178 **References**

- 179 [1] The CMS Collaboration. The CMS experiment at the CERN LHC. *Journal of Instrumentation*,  
180 3(08):S08004, aug 2008.
- 181 [2] The CMS Collaboration. The Phase-2 Upgrade of the CMS Endcap Calorimeter. Technical report,  
182 CERN, Geneva, 2017.
- 183 [3] S. Mallios, P. Dauncey, A. David, P. Vichoudis, and on behalf of the CMS collaboration. Firmware  
184 architecture of the back end DAQ system for the CMS high granularity endcap calorimeter detector.  
185 *Journal of Instrumentation*, 17(04):C04007, apr 2022.
- 186 [4] Andrew Rose. Serenity - An ATCA prototyping platform for CMS Phase-2. Technical report, CERN,  
187 Geneva, 2019.
- 188 [5] Davide Braga et al. on behalf of the CMS collaboration. First test results of the HGCAL concentrator  
189 ASICs: ECON-T and ECON-D. *Journal of Instrumentation*, 19(03):C03050, mar 2024.
- 190 [6] S Bonacini, K Kloukinas, and P Moreira. E-link: A Radiation-Hard Low-Power Electrical Link for  
191 Chip-to-Chip Communication. 2009.
- 192 [7] P. Moreira et al. *lpGBT documentation: release*. 2024.
- 193 [8] J-O. Andre et al. Design and development of the DAQ and Timing Hub for CMS Phase-2. Technical  
194 report, CERN, Geneva, 2019.
- 195 [9] H.C. van der Bij, R.A. McLaren, O. Boyle, and G. Rubin. S-LINK, a data link interface specification  
196 for the LHC era. *IEEE Transactions on Nuclear Science*, 44(3):398–402, 1997.
- 197 [10] C. Ghabrous Larrea, K. Harder, D. Newbold, D. Sankey, A. Rose, A. Thea, and T. Williams. IPbus: a  
198 flexible Ethernet-based control system for xTCA hardware. *Journal of Instrumentation*,  
199 10(02):C02019, feb 2015.
- 200 [11] M. Vojinović and on behalf of the CMS collaboration. CMS HGCAL electronics vertical integration  
201 system tests. *Journal of Instrumentation*, 19(02):C02022, feb 2024.